

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 2000-285071

(43)Date of publication of application : 13.10.2000

(51)Int.Cl.

G06F 13/42

G06F 1/04

(21)Application number : 11-094328

(71)Applicant : TOSHIBA CORP

(22)Date of filing : 31.03.1999

(72)Inventor : AIZAWA HIDEO


(54) COMPUTER SYSTEM

(57)Abstract:

PROBLEM TO BE SOLVED: To reduce power consumption without reducing the processing speed of an extended device by controlling the change timing of an interface signal.

SOLUTION: A clock supply part sets up reference clock frequency lower than normal frequency and transmits the set clock frequency information 28 to an I/O bus controller 8. A timing information generation part 32 in the controller 8 recognizes current clock frequency from the inputted information 28, calculates timing information 29 for changing an interface signal by converting the information into clock frequency and transmits the information 29 to an interface signal generation part 31.

The generation part 31 prepares an interface signal on the basis of the information 29 and accesses an extended device, e.g. KBCont.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

BEST AVAILABLE COPY